We report a method of fabricating self-aligned, top-gated graphene field-effect transistors (GFETs) employing polyethyleneimine spin-on-doped source/drain access regions, resulting in a 2X reduction of access resistance and a 2.5X improvement in device electrical characteristics, over undoped devices. The GFETs on Si/SiO 2 substrates have high carrier mobilities of up to 6,300 cm 2 /Vs. Self-aligned spin-on-doping is applicable to GFETs on arbitrary substrates, as demonstrated by a 3X enhancement in performance for GFETs on insulating quartz substrates, which are better suited for radio frequency applications. and large current density 3 make it an excellent channel material for future ultra-high-speed electronic devices. Graphene field-effect transistors (GFETs) have recently attracted significant attention for potential radio frequency (RF) applications, 4 with reports of RF GFETs operating at intrinsic cut-off frequencies up to 300 GHz 5 . However, theoretical calculations predict GFETs to be capable of running at THz operating frequencies 6 . One of the major factors preventing optimal THz RF performance of GFETs is high series resistance of the access regions between the source/drain electrodes and the top-gated graphene channel. This parasitic access resistance reduces device drive currents (I D ) and transconductances (g m ), thereby directly affecting GFET performance. Electrostatic modulation of the access regions is one way of reducing this resistance for devices on heavily doped substrates 7 . This approach requires a global, conducting back-gate and does not provide for independent control of multiple devices on the same substrate, and is unsuitable for GFETs on insulating substrates. This problem can be addressed by fabricating GFETs with self-aligned gates, where the access region dimensions and consequently their resistances are reduced. Previous methods of self-aligned GFET fabrication are not straightforward, and either use physically assembled nanowire gates 5 , or require pristine quality graphene and ultra high vacuum metal-deposition 8 , or restrict scaling of the top-gate dielectric 9 . In this work, we present a simple and scalable approach of fabricating self-aligned GFETs, exploiting the unique property of charge-transfer doping of graphene using polyethyleneimine (PEI).
We report a method of fabricating self-aligned, top-gated graphene field-effect transistors (GFETs) employing polyethyleneimine spin-on-doped source/drain access regions, resulting in a 2X reduction of access resistance and a 2.5X improvement in device electrical characteristics, over undoped devices. The GFETs on Si/SiO 2 substrates have high carrier mobilities of up to 6,300 cm 2 /Vs. Self-aligned spin-on-doping is applicable to GFETs on arbitrary substrates, as demonstrated by a 3X enhancement in performance for GFETs on insulating quartz substrates, which are better suited for radio frequency applications.
PACS numbers: 85.30.Tv, 72.80.Le Graphene's exceptional electronic properties, in particular its high carrier mobility 1 , high saturation velocity 2 and large current density 3 make it an excellent channel material for future ultra-high-speed electronic devices. Graphene field-effect transistors (GFETs) have recently attracted significant attention for potential radio frequency (RF) applications, 4 with reports of RF GFETs operating at intrinsic cut-off frequencies up to 300 GHz 5 . However, theoretical calculations predict GFETs to be capable of running at THz operating frequencies 6 . One of the major factors preventing optimal THz RF performance of GFETs is high series resistance of the access regions between the source/drain electrodes and the top-gated graphene channel. This parasitic access resistance reduces device drive currents (I D ) and transconductances (g m ), thereby directly affecting GFET performance. Electrostatic modulation of the access regions is one way of reducing this resistance for devices on heavily doped substrates 7 . This approach requires a global, conducting back-gate and does not provide for independent control of multiple devices on the same substrate, and is unsuitable for GFETs on insulating substrates. This problem can be addressed by fabricating GFETs with self-aligned gates, where the access region dimensions and consequently their resistances are reduced. Previous methods of self-aligned GFET fabrication are not straightforward, and either use physically assembled nanowire gates 5 , or require pristine quality graphene and ultra high vacuum metal-deposition 8 , or restrict scaling of the top-gate dielectric 9 . In this work, we present a simple and scalable approach of fabricating self-aligned GFETs, exploiting the unique property of charge-transfer doping of graphene using polyethyleneimine (PEI).
The problem of high access resistance in conventional Si complementary metal-oxide-semiconductor (CMOS) transistors is overcome by heavily doping the source/drain access regions through ion implantation 10 . We employed a similar approach in this work, by using charge-transfer doping of graphene with PEI 11 , to dope the access regions and reduce their resistance. We chose PEI due to its ease of application, but any other method of doping (substitutional, surface-transfer, 12 etc.) can, in principle, be used for the same result. We fabricated top-gated GFETs with exposed source/drain access regions and doped them with PEI in a self-aligned manner using a controllable method of spin-on-doping. The fabrication process is universally applicable to GFETs on arbitrary substrates and is specifically demonstrated for GFETs on Si/SiO 2 and quartz substrates.
PEI spin-on-doping of graphene was characterized on back-gated GFETs. Monolayer graphene was exfoliated onto highly-doped n-type Si substrates with a 285 nm thermally grown SiO 2 layer acting as the back-gate dielectric. Graphene active regions were patterned by ebeam lithography (EBL) and oxygen plasma etching. A second EBL step was performed to define metal contacts for 4-point probe structures, followed by e-beam evaporation of a 50 nm Ni layer as contact metal and a final lift-off. The branched PEI (Sigma Aldrich, M n ∼ 60,000, M w ∼ 750,000) molecular dopants were applied by spincoating a dilute solution of PEI in methanol onto the substrate. A solution of 0.02% (by wt.) PEI in methanol was prepared by magnetic stirring in a dark, air-tight container for a period of 48 hours. Methanol was used as a solvent due to its high volatility which minimizes solvent residue on the graphene surface. To dope the graphene, this dopant solution was spin-coated onto the GFETs at 1500 rpm for 60 s, followed by a quick bake at 90
• C for 20 s to drive away any remaining methanol residue. PEI, being a heavy macromolecule does not evaporate, but forms a thin adsorbed layer on the graphene, thereby doping it. Figure 1 (a) shows the schematic and Fig. 1 (b) the optical micrograph of a back-gated GFET after spin-on-doping. PEI-doped graphene has a thin, uniform layer of dopants adsorbed on it and cannot be optically distinguished from clean, undoped graphene. Figure 2 (a) compares the Raman spectra of graphene before and after PEI-doping. The spectrum before doping is indicative of monolayer graphene with a 2D-to-G peak intensity ratio, I 2D /I G of 2.5 and a 2D band full width at half maximum (FWHM) of 25 cm −113 . Peaks around 1500 cm −1 appear in the Raman spectrum after doping. These peaks indicate the presence of PEI and have been previously reported on carbon nanotube/PEI composite fibers 14 . Reduction in the I 2D /I G ratio to 1.5 and an upshift of both the G and 2D peaks is a further indication of n-doping 15, 16 . The PEI molecules are weakly bonded to the graphene surface and are prone to slow desorption under ambient conditions 11 . However, the dopants can be sealed on the graphene surface using an atomic layer deposition (ALD) oxide capping layer to prevent desorption and ensure long-term stability of doping 17 .
Control of the doping dose was achieved by repetitive spin-on-doping steps. Figure 2 (b) shows 4-point resistivity measurements of the back-gated GFET after successive PEI spin-on-doping steps. The undoped GFET shows a Dirac point (V DIRAC ) at + 3 V, likely due to unintentional doping by water vapor during the fabrication process 18 . V DIRAC shifts to -5 V after the first spin-on-doping step, signifying n-type doping due to PEI. Successive spin-on-doping steps increasingly dope the graphene n-type, as evident from shifts in V DIRAC to larger negative voltages after every spin. Carrier mobilities were extracted using a well-established field-effect mobility model 19 and plotted along with V DIRAC after every spin-on-doping step in Fig. 2 (b) (inset) . There is a reduction in carrier mobility with each spin-on-doping step, in accordance with previous reports of dopant induced mobility degradation 11 . However, the mobility after four spin-on-doping steps still remains high at ∼ 6,000 cm 2 /Vs. An important effect of doping is reduction in the graphene resistivity at V BG = 0 V from 4.5 kΩ/ to 1.5 kΩ/ , a factor of 3X. This reduction in resistivity when employed to the source/drain access regions of a top-gated GFET can result in improved GFET performance.
To test this hypothesis, dual-gated GFETs were fabricated on clean, back-gated GFETs by patterning a topgate stack. A 20 nm ALD Al 2 O 3 layer, seeded by a 15Å evaporated Al layer, was deposited as the top-gate dielectric 19 . This was followed by a final EBL step to pattern the top-gate electrode. A 50 nm Ni layer was subsequently deposited as the top-gate metal contact. The source/drain access regions of the GFET at this stage were covered by the ALD Al 2 O 3 layer, which was etched away in order to dope them. This etch was performed in a self-aligned manner using a 1:50 dilute HF solution as the etchant. The top-gate metal acts as a self-aligned hard mask during the etch and protects the top-gate dielectric. It has to be noted that the HF solution etches the underlying SiO 2 layer too, albeit at a much slower rate (5 nm/min.) than the ALD Al 2 O 3 top-gate dielectric (60 nm/min.). The etch could thus be conveniently timed to minimize etching of the SiO 2 layer. The access regions were then finally spin-on-doped using PEI. Figures 3 (a)-(c) illustrate the fabrication of self-aligned spin-on-doped GFETs and Fig. 3 (d) shows an optical micrograph of the finished top-gated GFET.
The drain current (I D ) profiles of a GFET after selfaligned etching, but prior to spin-on-doping, as a function of the back-gate bias (V BG ), at different top-gate biases (V T G ) are shown in Fig. 3 (e) . The profile at V T G = 0 V shows two V DIRAC : a primary V DIRAC at 0 V and a secondary V DIRAC at ∼ -17 V. The primary V DIRAC arises from the source/drain access regions and the secondary V DIRAC from the top-gated graphene re- gion. The n-type doping of the top-gated graphene is unintentional, and is probably due to impurities in the ALD Al 2 O 3 layer. The position of the secondary V DIRAC can be selectively modulated using the top-gate bias. A negative V T G (= -0.5 V) depletes electrons from the topgated graphene region and shifts the secondary V DIRAC close to 0 V, which, in turn, overlaps with the primary V DIRAC to result in one "apparent" V DIRAC for the entire graphene. A positive V T G (= +0.5 V), on the other hand, induces excess electrons in the top-gated graphene region and shifts its V DIRAC to a more negative voltage, beyond -30 V in this case, as evident from the downturn of I D around -30 V. The primary V DIRAC is unaffected by the top-gate bias, signifying that the Dirac points of the top-gated graphene and the access regions can be modulated independent of each other.
Selective spin-on-doping of the GFETs was done only in the exposed source/drain regions using 0.02% PEI, while the top-gated graphene region was protected by the top-gate stack. Figures 3 (f) and (g) show the resistance contour plot of the device as a function of V T G and V BG before the self-aligned etch and after self-aligned doping. The only effect of self-aligned doping is to dope the access regions n-type and shift their V DIRAC to a negative voltage. This is evident as an apparent downward shift of the resistance profile along the V BG axis after doping. The resistance profile along the V T G axis remains the same before and after doping, signifying that there is no effect of doping on the top-gated graphene region. The dashed lines represent contours of charge neutrality for the top-gated channel and their slope gives the ratio of the top-gate capacitance to the back-gate capacitance, C T G /C BG = 21. Using the back-gate capacitance value of C BG = 11 nF/cm 2 , the top-gate capacitance is estimated to be C T G ∼ 236 nF/cm 2 . This corresponds to a relative dielectric constant of 5.7 for the Al 2 O 3 film, which agrees with reports from literature for ALD Al 2 O 3 films on graphene 20 . The slope remains unchanged after the self-aligned etch and doping, thereby indicating no degradation of dielectric properties.
The properties of a GFET with a top-gated channel length, L G = 1.0 µm, channel width, W G = 7.0 µm and access region length, L A = 1.5 µm, before and after two self-aligned doping steps with 0.02% PEI are shown in Fig. 4 . The transfer characteristics show an improvement in the maximum drive current (I D,max ) from 7.4 µA to 16.6 µA and in the peak transconductance (g m,max ) from 4.2 µS to 10.3 µS after two spins, an approximately 2.5X improvement. The I ON /I OF F ratio also improves by 20% after two spins. To extract the reduction in access resistance, the resistance profiles of the GFET (R SD ) are fit to the expression,
where e is the electron charge, n is the field-modulated carrier concentration, n 0 is the residual carrier concentration at the neutrality point, and µ F E is the field-effect mobility of the top-gated graphene region 19 . R S is the .5X improvement in the maximum drive current (ID,max) and peak transconductance (gm,max) respectively (inset). The profiles are fitted to the mobility model described in Eq. 1 (circles) to extract a carrier mobility (µF E ) ∼ 6,800 cm 2 /Vs before doping and ∼ 6,300 cm 2 /Vs after two doping spins.
total series resistance contribution from the source/drain contacts, R C and access regions, R A ; R S = R C + R A . The undoped device shows a µ F E ∼ 6,800 cm 2 /Vs, which reduces to ∼ 6,300 cm 2 /Vs after doping. R S reduces from 2.6 kΩ to 1.5 kΩ after one spin, and further down to 1.1 kΩ after two spins. This reduction in R S is primarily from reduction of R A . It has to be noted that, in addition to improving the device characteristics, self-aligned spin-on-doping can be used as a knob to tune the I D of a GFET post-fabrication, by varying the doping dose. This method of tuning I D can be particularly useful to compensate for device-to-device variability in graphene integrated circuits 21 . The full advantage of self-aligned spin-on-doping is realized on GFETs on insulating substrates, where the absence of a back-gate makes it impossible to electrostatically modulate the access region resistance 19 . Insulating substrates are also better suited for RF applications due to their lower parasitic capacitances. We specifically chose single crystal quartz substrates, since they are ideal for low loss, temperature stable high-frequency electronics 22 . To fabricate GFETs on quartz, monolayer graphene was first exfoliated on Si/SiO 2 substrates and transferred onto quartz using a poly(methyl methacrylate) based transfer method 23 . Subsequent processing was similar to the processing used for fabricating topgated GFETs on Si/SiO 2 substrates.
Transfer characteristics of a top-gated GFET on quartz, before and after self-aligned doping using 0.02% PEI are shown in A carrier mobility of 5,600 cm 2 /Vs is extracted for the undoped device, which reduces slightly to 5,200 cm 2 /Vs after doping. These values are comparable to the GFET on Si/SiO 2 and indicate that quartz can be an attractive insulating substrate for graphene electronics.
In summary, we have demonstrated a simple and controllable method of spin-on-doping graphene using PEI as a chemical dopant. Control of the doping dose was achieved by repetitive spin-on-doping steps. We fabricated dual-gated GFETs on Si/SiO 2 substrates and spinon-doped their access regions in a self-aligned manner to reduce their resistance and improve device performance by up to 2.5X. Further, we fabricated GFETs on insulating quartz substrates and spin-on-doped their access regions, which enhanced their device characteristics by up to 3X. These results indicate that chemical doping of the source/drain access regions can be a viable method of improving GFET performance on arbitrary substrates. This work was supported by NRI-SWAN and the NSF NASCENT center. We thank D. Ferrer for help with TEM imaging.
